

Compal Confidential

Model Name : VIUS3/S4
File Name : LA-8951PR01
BOM P/N:43

Compal Confidential

VIUS3/S4 M/B Schematics Document


Intel Ivy Bridge ULV Processor + Panther Point PCH
AMD Seymour XT

2011-12-28

REV : 0 . 1

1bios.ru

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title Cover Page	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number Sherry and Royal	Rev 0.1
				Date: Thursday, February 02, 2012	Sheet 1 of 55



Security Classification	Compal Secret Data			<div> <div>Compal Electronics, Inc.</div> <div>MB Block Diagram</div> </div>		
Issued Date	2011/07/21	Deciphered Date	2012/12/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE COMPANY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number Date: Thursday, February 02, 2012	Rev 0.2	Sheet 2 of 55

Voltage Rails

power plane	State	+B	+5VALW +3VALW	+1.5V +1.5V_IO	+5VS +3VS +1.5VS +1.05VS_VTT +CPU_CORE +VGA_CORE +VCC_GFXCORE_AXG +1.8VS +0.75VS
S0		○	○	○	○
S3		○	○	○	✗
S5 S4/AC		○	○	✗	✗
S5 S4/ Battery only		○	✗	✗	✗
S5 S4/AC & Battery don't exist		✗	✗	✗	✗

EC SM Bus1 address

Device	Address	Device	Address
Smart Battery	0001 011Xb	Thermal Sensor F75303M	1001_101xb

PCH SM Bus address

Device	Address
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb

AMD-GPU SM Bus address

Device	Address
Internal thermal sensor	1001 111Xb (0x9E)

SMBUS Control Table

	SOURCE	VGA	BATT	KB9012	SODIMM	WLAN WWAN	Thermal Sensor	PCH
SMB_EC_CK1	KB9012	✗	✓	✗	✗	✗	✗	✗
SMB_EC_DA1	+3VALW		+3VALW					
SMB_EC_CK2	KB9012	✗	✗	✗	✗	✗	✗	✓
SMB_EC_DA2	+3VALW							+3VS
SMBCLK	PCH	✗	✗	✗	✓	✓	✗	✗
SMBDATA	+3VALW				+3VS	+3VS		
SML0CLK	PCH	✗	✗	✗	✗	✗	✗	✗
SML0DATA	+3VALW							
SML1CLK	PCH	✓	✗	✓	✗	✗	✓	✗
SML1DATA	+3VALW	+3VS		+3VS			+3VS	

BOARD ID Table

Board ID	PCB Revision
0	0.1
1	
2	
3	
4	
5	
6	
7	

USB Port Table

USB 3.0	USB 2.0	Port	3 External USB Port
xHCI1	EHCI1	0	
xHCI2		1	USB 3.0 Port (Left Side)
xHCI3		2	Mini Card(WLAN)
xHCI4		3	
		4	X (USB PORT disabled on HM70)
		5	X (USB PORT disabled on HM70)
	EHCI2	6	X (USB PORT disabled on HM70)
		7	X (USB PORT disabled on HM70)
		8	USB/B (Right Side USB-BD)
		9	USB/B (Right Side USB-BD)
		10	USB Port (Right Side CR-BD)
		11	Camera (LVDS)
		12	X (USB PORT disabled on HM70)
		13	X (USB PORT disabled on HM70)

HM70 Disable xHCI3, xHCI4

SATA Port Table

	HM77	HM70	
SATA P0	GEN3/2/1	GEN3/2/1	SSD
SATA P1	GEN3/2/1	Disable	HDD (HM77)
SATA P2	GEN2/1	GEN2/1	HDD (HM70)
SATA P3	GEN2/1	Disable	
SATA P4	GEN2/1	GEN2/1	
SATA P5	GEN2/1	GEN2/1	

HM70 Disable P1,P3

PCIe Port Table

	HM77	HM70	
PCIe P1	Enable	Enable	LAN
PCIe P2	Enable	Enable	WLAN
PCIe P3	Enable	Enable	
PCIe P4	Enable	Enable	
PCIe P5	Enable	Disable	
PCIe P6	Enable	Disable	
PCIe P7	Enable	Disable	
PCIe P8	Enable	Disable	

HM70 Disable P5,P6,P7,P8

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%					
Ra/Rc/Re	100K +/- 5%					
Board ID	Rb / Rd / Rf	VAD_BID min	VAD_BID typ	VAD_BID max	Project	Phase
0	0	0 V	0 V	0 V	G-series	MP
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V	G-series	PVT
2	18K +/- 5%	0.436 V	0.503 V	0.538 V	G-series	DVT
3	33K +/- 5%	0.712 V	0.819 V	0.875 V	G-series	EVT
4	56K +/- 5%	1.036 V	1.185 V	1.264 V	Y-series	EVT
5	100K +/- 5%	1.453 V	1.650 V	1.759 V	Y-series	DVT
6	200K +/- 5%	1.935 V	2.200 V	2.341 V	Y-series	PVT
7	NC	2.500 V	3.300 V	3.300 V	Y-series	MP

BOM Structure Table

BTO Item	BOM Structure
INTEL UMA only	UMA@
GPU:Seymour XT	PX@ PX5@
HDMI	HDMI@
HDD1 (HM77 SATA 3.0)	HDD1@
HDD2 (HM70 SATA 2.0)	HDD2@
Interna-Intel-USB3.0	IU3@
Interna-Intel-USB2.0	IU2@
Blue Tooth	BT@
10/100 LAN	8105E@
GIGA LAN	8111F@
Connector	ME@
45 LEVEL	45@
Unpop	@

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	Notes List	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PRODUCT DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-7981P	Rev 0.2
Date	Friday, February 03, 2012	Sheet	3 of 55			

Power-Up/Down Sequence

1. All the ASIC supplies must fully reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred.

2. VDDR3 should ramp-up before or simultaneously with VDDC.

3. For LVDS, DPx_VDD10 should ramp-up before DPx_VDD18 and the PCIe Reference clock should begin before DPx_VDD18. For power-down, DPx_VDD18 should ramp-down before DPx_VDD10.

4. The external pull-ups on the DDC/AUX signals (if applicable) should ramp-up before or after both VDDC and VDD_CT have ramped up.

5. VDDC and VDD_CT should not ramp-up simultaneously. (e.g., VDDC should reach 90% before VDD_CT starts to ramp-up (or vice versa).)

VDDR3(3.3VGS)

PCIE_VDDC(1.0V)

VDDR1(1.5VGS)

VDDC/VDDCI(1.12V)

VDD_CT(1.8V)

PERSTb

REFCLK

Straps Reset


Straps Valid

Global ASIC Reset


Note: Do not drive any IOs before VDDR3 is ramped up.

T4+16clock

CPU part



PCB part




Without BACO option :

PXS_RST# : Low -> Reset dGPU ; High -> Normal operation
PXS_PWREN : Low -> dGPU Power OFF ; High -> dGPU Power ON

BACO option :

PXS_RST# : High -> Normal operation (dGPU is not reset on BACO mode)
PXS_PWREN : Low -> dGPU Power OFF ; High -> dGPU Power ON (always High)



dGPU Power Pins	Voltage	PX 3.0	BACO Mode	Max current
PCIE_PVDD, PCIE_VDDR, TSVDD, VDDR4, VDD_CT, DPE_PVDD, DP[F:E]_VDD18, DP[D:A]_PVDD, DP[D:A]_VDD18, AVDD, VDD1D1, A2VDDQ, VDD2D1, DPLL_PVDD, MPV18, and SPV18	1.8V	OFF	ON	1679mA
DP[F:E]_VDD10, DP[D:A]_VDD10, DPLL_VDDC, and SPV10	1.0V	OFF	ON	575mA
PCIE_VDDC	1.0V	OFF	ON	2A
VDDR3 , and A2VDD	3.3V	OFF	ON	190mA
BIF_VDDC (current consumption = 55mA@1.0V, in BACO mode) BIF_VDDC=VGA_CORE When GPU enable BIF_VDDC=1.0V When BACO	Same as VDDC	OFF	ON Same as PCIE_VDDC	70mA
VDDR1	1.5V	OFF	OFF	2.8A
VDDC/VDDCI	1.12V	OFF	OFF	12.9A



eDP_COMPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms, even if disable eDP function...

PEG_ICOMPI and RCOMPO signals should be shorted and routed with - max length = 500 mils - typical impedance = 43 mohms
PEG_ICOMPO signals should be routed with - max length = 500 mils - typical impedance = 14.5 mohms


Layout placement: Place close to U8 (GPU)



Typ- suggest 220nF. The change in AC capacitor value from 100nF to 220nF is to enable compatibility with future platforms having PCIe Gen3 (8GT/s)

PCH->CPU
UNCOREPWRGOOD:非CORE外的電OK
SM_DRAMPWROK:DRAM power ok
RESET#:都ok後請CPU做reset

Follow DG 1.5& Tacoma_Fall2 1.0



UNCOREPWRGOOD:非CORE外的電OK


SM_DRAMPWROK:DRAM power ok

PROC_SELECT#
PH VCPLL and connect to PCH DF_TV5

偵測CPU有無安裝

XBOX 三紅功能

follow Checklist 1.5



Checklist1.5 P.67 Graphis Disable Guide
DIS only SKU eDP disable
DPLL_REF_SSCLK PD 1K_5% to GND
DPLL_REF_SSCLK# PH 1K_5% to +1.05VS_VTT



CLK_CPU_DPLL# R517 2 1 1K 0402 5%
CLK_CPU_DPLL R516 2 1 1K 0402 5%
CLK_CPU_DMI [14]
CLK_CPU_DMI# [14]
DPLL_REF_CLK AG1
DPLL_REF_CLK# AG1
SM_RCOMP0,SM_RCOMP1
W=20mil L=500mil S=13mil
SM_RCOMP2
W=15mil L=500mil S=13mil

SM_DRAMRST# AT30
SM_DRAMRST# [7]
SM_RCOMP0 R272 2 1 140 0402 1%
SM_RCOMP1 R273 2 1 25.5 0402 1%
SM_RCOMP2 R267 2 1 200 0402 1%

DDR3 Compensation Signals
XDP TCK L56
XDP TMS L55
XDP TRST# J58
XDP TDI M60
XDP TDO L59




XDP DBRESET# R312 2 1 1K 0402 5%
TACOMA_Fall2 1.0 PH 1K +3VS
Check list 1.5 PH 1K +3VS
Debug port DG1.1-1.3 50-5K ohm

PU/PD for JTAG signals
XDP TMS R20 2 1 51 0402 5%
XDP TDI R39 2 1 51 0402 5%
XDP TDO R37 2 1 51 0402 5%
XDP TCK R40 2 1 51 0402 5%
XDP TRST# R28 2 1 51 0402 5%




1bios.ru

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PROCESSOR(3/7) DDRIII
Size	Custom	Document Number	Sherry and Royal	Rev
Date	Thursday, February 02, 2012	Sheet	6	of 55




These pins are for solder joint reliability and non-critical to function. For BGA only.

CFG Straps for Processor




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition ★ 0: Lane Reversed




UMA,Optimus eDP啟動
DISO eDP關閉

eDP enable	
CFG4	★ 1: Disable 0: Enable



PCIe Port Bifurcation Straps	
CFG[6:5]	★ 11: (Default) 1x16 PCI Express 10: 2x8 PCI Express 01: Reserved 00: 1x8,2x4 PCI Express



PEG DEFER TRAINING	
CFG7	Tacoma_Fall2 1.0 P.12 1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training

1bios.ru

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	PROCESSOR(4/7) RSVD,CFG	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev 0.1
Date: Thursday, February 02, 2012				Document Number Sherry and Royal	Sheet 8 of 55

INTEL Recommend VCC
4*470uF,12*22uF(0805) and 35*2.2uF(0402)
PD0.8
CAP at Power side

ULV type
DC 33A

UCPU1F

POWER

8.5A

+1.05VS_VTT

+CPU_CORE

For DDR

INTEL Recommend VCCIO
2*330uF,10*10uF(0603) and 26*1uF(0402)
PD0.8
CAP at Power side

For PEG

CORE SUPPLY


PEG IO AND DDR IO

QUIET
RAILS

SVID

SENSE LINES

IVY-BRIDGE_BGA1023



Place the PU
resistors close to CPU


Place the PU
resistors close to VR

Should change to connect form
power circuit & layout differential
with VCCIO_SENSE.

Check list 1.5

1bios.ru

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		2011/06/24	Deciphered Date	2012/07/12		Title
						PROCESSOR(5/7) PWR,BYPASS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	Sherry and Royal	0.1
				Date:	Thursday, February 02, 2012	
				Sheet	9	of 55






Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2011/06/24		Deciphered Date		2012/07/12		Title					
								PROCESSOR(7/7) VSS					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Customer		Document Number		Rev			
								Sherry and Royal		0.1			
						Date:		Thursday, February 02, 2012		Sheet		11 of 55	

DDR_A_DQS#[0..7]	[7]
DDR_A_DQS[0..7]	[7]
DDR_A_D[0..63]	[7]
DDR_A_MA[0..15]	[7]

The circuit diagram shows a +1.5V DC voltage source connected to four parallel branches. Each branch contains a capacitor component:

- Branch 1: Capacitor C594, labeled U_0402.6.3V6K.
- Branch 2: Capacitor C526, labeled U_0402.6.3V6K.
- Branch 3: Capacitor C591, labeled U_0402.6.3V6K.
- Branch 4: Capacitor U_0402.6.3V6K.

All capacitors are connected between the +1.5V supply rail and a common ground rail.



DDR A0 DM0
DDR A0 DM1
DDR A0 DM2
DDR A0 DM3
DDR A0 DM4
DDR A0 DM5
DDR A0 DM6
DDR A0 DM7








1bios.ru











DIMM_1 Standard H:4.0mm

Security Classification		Compal Secret Data		Compal Electronics, Inc.					
Issued Date		2011/06/24	Deciphered Date	2012/07/12	DDRIII DIMMB				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.									
Size	Custom	Document Number						Rev	
		Sherry and Royal						0.1	
Date:	Thursday, February 12, 2012	1 Sheet	12	of	55				






RTCST close to RAM door




Prevent back drive issue.



8MB SPI ROM FOR ME & Non-share ROM.



Boot BIOS Strap		
Boot BIOS	GPIO51	GPIO19
LPC	0	0
Reserved	0	1
-	1	0
★ SPI	1	1




1bios.ru



LVDS disable:
DATA/Clock/Control an NC
VCC TX LVDS.VCCA LVDS PD to GND

CRT disable:
DATA/Clock/Control an NC
VCCADAC connect to +3VS
DAC IREF connect 1K 0402 5%




Security Classification	Compal Secret Data			Compal Electronics, Inc. PCH (4/9) LVDS,CRT,DP,HDMI		
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RECORDS MANAGEMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc No	Document Number	Rev
				Doc Name	Sherry and Royal	0.1
				Date:	Thursday, February 02, 2012	Sheet 16 of 55

HDA_SYNC PH(PLL +/-1.5VS)



GPIO28

On-Die PLL Voltage Regulator



This signal has a weak internal pull up
★ H: On-Die PLL voltage regulator enable
L: On-Die PLL Voltage Regulator disable



Deep S4,S5 wake event signal
RTC alarm,Power BTN,GPIO27
PCH_GPIO27 (Have internal Pull-High)
Deep S4,S5 wake event signal



SATA2GP/GPIO36 & SATA3GP/GPIO37
Sampled at Rising edge of PWROK.
Weak internal pull-down.
(weak internal pull-down is disabled
after PLTRST# de-asserts)
NOTE: This signal should NOT be
pulled high when strap is sampled




For DDR3L control




GPIO24 Unmultiplexed
NOTE: GPIO24 configuration
register bits are not cleared by
CF9h reset event.
CRB1.0 PH10K to +3VALW

Fan Tachometer Inputs
TACH1~7 only on server
can insted to GPIO


No use PH 10K +3VS	PCH_GPIO0	T7
No use PH 10K +3VS	PCH_GPIO1	A42
No use PH 10K +3VS	PCH_GPIO6	H36
No use PH 10K +3VALW	[37] EC_SCI#	E38
No use PH 10K +3VALW	[37] EC_SMI#	C10
No use PH +3VALW	PCH_GPIO12	C4
No use PH +3VALW	[37] EC_LID_OUT#	G2
No use PH +3VS	[31] mSATA_DET#	U2
No use PH +3VS	[22,49] VGA_PWRGD	D40
No use PH 10K +3VS	[31] BT_DISABLE	T5
No use PH +3VALW	DDR3	E8
No use PD 10K to GND	EC_LID_OUT#	E16
No use PH 10K +3VALW	PCH_GPIO28	P8
No use PH 10K +3VS	[31] PCH_BT_ON#	K1
No use can NC	R243	V8
Can't PH	PCH_GPIO36	M5
Can't PH	PCH_GPIO37	V13
No use PH 10K +3VS	Optimus(L)/ non optimus(H)	D6
No use PH 10K +3VS	PCH_GPIO39	
No use PH 10K +3VS	PCH_GPIO48	
SATA5GP&TEMP_ALERT# CRB PH 10K +3VS	PCH_GPIO49	
No use PH +3VALW	PCH_GPIO57	



	GPIO38 OPTIMUS_EN#
* Muxless	0
nonMuxless	1




GPIO36/GPIO37 is Strap functionality
that requires internal pull down to be sampled at rising PWROK.
When uses as SATA2GP/SATA3GP for mechanical presence detect
-use a external pull up 150K-200K ohm to Vcc3_3
When used as GP input
-ensure GPI is not driven high during strap sampling window
When Unused as GPIO or SATA*GP
-use 8.2K-10K pull-down
check list page 47



PCH_GPIO70	Function
0	13/14"
1	NA
PCH_GPIO71	
0	USB3.0 by PCH
1	USB3.0 by NEC

Need?



GPIO

CPU/MISC

NCTF

U13F	BMBUSY# / GPIO0	TACH4 / GPIO68
	TACH1 / GPIO1	TACH5 / GPIO69
	TACH2 / GPIO6	TACH6 / GPIO70
	TACH3 / GPIO7	TACH7 / GPIO71
	GPIO8	
	LAN_PHY_PWR_CTRL / GPIO12	
	GPIO15	
	SATA4GP / GPIO16	
	TACH0 / GPIO17	
	SCLOCK / GPIO22	
	GPIO24 / MEM_LED	
	GPIO27	
	GPIO28	
	STP_PC# / GPIO34	
	GPIO35	
	SATA2GP / GPIO36	
	SATA3GP / GPIO37	
	SLOAD / GPIO38	
	SDATAOUT0 / GPIO39	
	SDATAOUT1 / GPIO48	
	SATA5GP / GPIO49	
	GPIO57	
	VSS_NCTF_15	
	VSS_NCTF_16	
	VSS_NCTF_17	
	VSS_NCTF_18	
	VSS_NCTF_19	
	VSS_NCTF_20	
	VSS_NCTF_21	
	VSS_NCTF_22	
	VSS_NCTF_23	
	VSS_NCTF_24	
	VSS_NCTF_25	
	VSS_NCTF_26	
	VSS_NCTF_27	
	VSS_NCTF_28	
	VSS_NCTF_29	
	VSS_NCTF_30	
	VSS_NCTF_31	
	VSS_NCTF_32	


PANTHER_FCBGA989


<BOM Structure>

INIT3_3V Checklist1.5 P.69
This signal has weak internal
PU, can't pull low,leave NC

TS_VSS1~4
PD to GND

9/15 Layout
request remove
Test point
They will route
by itself





PCH Power Rail Table			
Voltage Rail	Voltage	S0 Iccmax Current(A)	
V_PROC_IO	1.05	0.001	Processor I/F
V5REF	5	0.001	PCH Core Well Reference Voltage
V5REF_Sus	5	0.001	Suspend Well Reference Voltag
Vcc3_3	3.3	0.266	I/O Buffer Voltage
VccADAC	3.3	0.001	Display DAC Analog Power. This power is supplied by the core well.
VccADPLLA	1.05	0.08	Display PLL A power
VccADPLLB	1.05	0.08	Display PLL B power
VccCore	1.05	1.3	Internal Logic Voltage
VccDMI	1.05	0.042	DMI Buffer Voltage
VccIO	1.05	2.925	Core Well I/O buffers
VccASW	1.05	1.01	1.05 V Supply for Intel R Management Engine and Integrated LAN
VccSPI	3.3	0.02	3.3 V Supply for SPI Controller Logic
VccDSW	3.3	0.003	3.3v supply for Deep S4/S5 well
VccpNAND	1.8	0.19	1.8V power supply for DF_TV
VccRTC	3.3	6 uA	Battery Voltage
VccSus3_3	3.3	0.266	Suspend Well I/O Buffer Voltage
VccSusHDA	3.3 / 1.5	0.01	High Definition Audio Controller Suspend Voltage
VccVRM	1.8 / 1.5	0.16	1.8 V Internal PLL and VRMs (1.8 V for Desktop)
VccCLKDMI	1.05	0.02	DMI Clock Buffer Voltage
VccSSC	1.05	0.095	Spread Modulators Power Supply
VccDIFFCLKN	1.05	0.055	Differential Clock Buffers Power Supply
VccALVDS	3.3	0.001	Analog power supply for LVDS (Mobile Only)
VccTX_LVDS	1.8	0.06	Analog power supply for LVDS (Mobile Only)

U131

H5	VSS[0]		
AA17	VSS[1]	VSS[80]	AK38
AA2	VSS[2]	VSS[81]	AK4
AA3	VSS[3]	VSS[82]	AK42
AA33	VSS[4]	VSS[83]	AK46
AA34	VSS[5]	VSS[84]	AK8
AB11	VSS[6]	VSS[85]	AL16
AB14	VSS[7]	VSS[86]	AL17
AB39	VSS[8]	VSS[87]	AL19
AB4	VSS[9]	VSS[88]	AL2
AB43	VSS[10]	VSS[89]	AL21
AB5	VSS[11]	VSS[90]	AL23
AB7	VSS[12]	VSS[91]	AL26
AC19	VSS[13]	VSS[92]	AL27
AC2	VSS[14]	VSS[93]	AL31
AC21	VSS[15]	VSS[94]	AL33
AC24	VSS[16]	VSS[95]	AL34
AC33	VSS[17]	VSS[96]	AL48
AC34	VSS[18]	VSS[97]	AM11
AC48	VSS[19]	VSS[98]	AM14
AD10	VSS[20]	VSS[99]	AM36
AD11	VSS[21]	VSS[100]	AM39
AD12	VSS[22]	VSS[101]	AM43
AD13	VSS[23]	VSS[102]	AM45
AD19	VSS[24]	VSS[103]	AM46
AD24	VSS[25]	VSS[104]	AM7
AD26	VSS[26]	VSS[105]	AN2
AD27	VSS[27]	VSS[106]	AN29
AD33	VSS[28]	VSS[107]	AN3
AD34	VSS[29]	VSS[108]	AN31
AD36	VSS[30]	VSS[109]	AP12
AD37	VSS[31]	VSS[110]	AP19
AD38	VSS[32]	VSS[111]	AP28
AD39	VSS[33]	VSS[112]	AP30
AD4	VSS[34]	VSS[113]	AP32
AD40	VSS[35]	VSS[114]	AP38
AD42	VSS[36]	VSS[115]	AP4
AD43	VSS[37]	VSS[116]	AP42
AD45	VSS[38]	VSS[117]	AP46
AD46	VSS[39]	VSS[118]	AP8
AD8	VSS[40]	VSS[119]	AR2
AE2	VSS[41]	VSS[120]	AR46
AE3	VSS[42]	VSS[121]	AT11
AF10	VSS[43]	VSS[122]	AT13
AF12	VSS[44]	VSS[123]	AT18
AD14	VSS[45]	VSS[124]	AT22
AD16	VSS[46]	VSS[125]	AT26
AF16	VSS[47]	VSS[126]	AT28
AF19	VSS[48]	VSS[127]	AT30
AF24	VSS[49]	VSS[128]	AT32
AF26	VSS[50]	VSS[129]	AT34
AF27	VSS[51]	VSS[130]	AT39
AF29	VSS[52]	VSS[131]	AT42
AF31	VSS[53]	VSS[132]	AT46
AF38	VSS[54]	VSS[133]	AT7
AF4	VSS[55]	VSS[134]	AU24
AF42	VSS[56]	VSS[135]	AU30
AF46	VSS[57]	VSS[136]	AV16
AF5	VSS[58]	VSS[137]	AV20
AF7	VSS[59]	VSS[138]	AV24
AF8	VSS[60]	VSS[139]	AV30
AG19	VSS[61]	VSS[140]	AV38
AG2	VSS[62]	VSS[141]	AV4
AG31	VSS[63]	VSS[142]	AV43
AG48	VSS[64]	VSS[143]	D3
AH11	VSS[65]	VSS[144]	D12
AH3	VSS[66]	VSS[145]	D16
AH36	VSS[67]	VSS[146]	D18
AH39	VSS[68]	VSS[147]	D22
AH40	VSS[69]	VSS[148]	D24
AH42	VSS[70]	VSS[149]	D26
AH46	VSS[71]	VSS[150]	D28
AH7	VSS[72]	VSS[151]	D30
AJ19	VSS[73]	VSS[152]	D32
AJ21	VSS[74]	VSS[153]	D34
AJ24	VSS[75]	VSS[154]	D38
AJ33	VSS[76]	VSS[155]	D42
AJ34	VSS[77]	VSS[156]	D8
AK12	VSS[78]	VSS[157]	E18
AK3	VSS[79]	VSS[158]	E26



PANTHER_FCBGA989
<BOM Structure>

AY4	VSS[159]	H46	VSS[259]
AY42	VSS[160]	K18	VSS[260]
AY46	VSS[161]	K26	VSS[261]
AY8	VSS[162]	K39	VSS[262]
B11	VSS[163]	K46	VSS[263]
B15	VSS[164]	K7	VSS[264]
B23	VSS[165]	L18	VSS[265]
B27	VSS[166]	L2	VSS[266]
B31	VSS[167]	L20	VSS[267]
B35	VSS[168]	L26	VSS[268]
B39	VSS[169]	L28	VSS[269]
B7	VSS[170]	L36	VSS[270]
F45	VSS[171]	L48	VSS[271]
BB12	VSS[172]	M12	VSS[272]
BB16	VSS[173]	P16	VSS[273]
BB20	VSS[174]	M18	VSS[274]
BB22	VSS[175]	M22	VSS[275]
BB24	VSS[176]	M24	VSS[276]
BB28	VSS[177]	M30	VSS[277]
BB30	VSS[178]	M32	VSS[278]
BB38	VSS[179]	M34	VSS[279]
BB4	VSS[180]	M38	VSS[280]
BB46	VSS[181]	M4	VSS[281]
BC14	VSS[182]	M42	VSS[282]
BC18	VSS[183]	M46	VSS[283]
BC2	VSS[184]	M8	VSS[284]
BC22	VSS[185]	N18	VSS[285]
BC36	VSS[186]	P30	VSS[286]
BC38	VSS[187]	N47	VSS[287]
BC39	VSS[188]	P11	VSS[288]
BC42	VSS[189]	P18	VSS[289]
BC44	VSS[190]	T33	VSS[290]
BC48	VSS[191]	P40	VSS[291]
BD46	VSS[192]	P43	VSS[292]
BE22	VSS[193]	P7	VSS[293]
BE26	VSS[194]	VSS[294]	VSS[294]
BE40	VSS[195]	R2	VSS[295]
BF10	VSS[196]	R48	VSS[296]
BF12	VSS[197]	T12	VSS[297]
BF16	VSS[198]	T31	VSS[298]
BF20	VSS[199]	T4	VSS[299]
BF22	VSS[200]	W34	VSS[300]
BF24	VSS[201]	T46	VSS[301]
BF26	VSS[202]	T47	VSS[302]
BF28	VSS[203]	T8	VSS[303]
BF30	VSS[204]	V11	VSS[304]
BF38	VSS[205]	V17	VSS[305]
BF40	VSS[206]	V26	VSS[306]
BF42	VSS[207]	V27	VSS[307]
BF44	VSS[208]	V29	VSS[308]
BF46	VSS[209]	V31	VSS[309]
BF48	VSS[210]	V36	VSS[310]
BG17	VSS[211]	V39	VSS[311]
BG21	VSS[212]	V43	VSS[312]
BG33	VSS[213]	V7	VSS[313]
BG44	VSS[214]	W17	VSS[314]
BH11	VSS[215]	W19	VSS[315]
BH15	VSS[216]	W2	VSS[316]
BH17	VSS[217]	W27	VSS[317]
BH19	VSS[218]	W48	VSS[318]
BH27	VSS[219]	Y12	VSS[319]
H10	VSS[220]	Y38	VSS[320]
BH27	VSS[221]	Y4	VSS[321]
BH31	VSS[222]	Y42	VSS[322]
BH33	VSS[223]	Y46	VSS[323]
BH35	VSS[224]	Y8	VSS[324]
BH39	VSS[225]	BG29	VSS[325]
BH43	VSS[226]	N24	VSS[326]
BH47	VSS[227]	AJ3	VSS[327]
D3	VSS[228]	AD47	VSS[328]
D12	VSS[229]	B43	VSS[329]
D16	VSS[230]	BE10	VSS[330]
D18	VSS[231]	BG41	VSS[331]
D22	VSS[232]	G14	VSS[332]
D24	VSS[233]	H16	VSS[333]
D26	VSS[234]	T36	VSS[334]
D28	VSS[235]	BG22	VSS[335]
D30	VSS[236]	BG24	VSS[336]
D32	VSS[237]	C22	VSS[337]
D34	VSS[238]	AP13	VSS[338]
D38	VSS[239]	M14	VSS[339]
D42	VSS[240]	AP3	VSS[340]
E18	VSS[241]	AP1	VSS[341]
E26	VSS[242]	BE16	VSS[342]
G18	VSS[243]	BC16	VSS[343]
G20	VSS[244]	BG28	VSS[344]
G22	VSS[245]	B28	VSS[345]
G26	VSS[246]		VSS[346]
G28	VSS[247]		VSS[347]
G36	VSS[248]		VSS[348]
G48	VSS[249]		VSS[349]
H12	VSS[250]		VSS[350]
H18	VSS[251]		VSS[351]
H22	VSS[252]		VSS[352]
H24	VSS[253]		
H26	VSS[254]		
H30	VSS[255]		
H32	VSS[256]		
H34	VSS[257]		
F3	VSS[258]		

PANTHER_FCBGA989
<BOM Structure>

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	PCH (9/9) VSS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HEADQUARTERS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 0.1
				Sherry and Royal	
				Date: Thursday, February 02, 2012	Sheet 21 of 55

[5] PEG_HTX_C_GRX_P[15..0] PEG HTX GRX P[15..0] U8A
[5] PEG_HTX_C_GRX_N[15..0] PEG HTX GRX N[15..0] PEG GTX HRX P[0..15] PEG GTX HRX P[0..15] [5]
PEG GTX HRX N[0..15] PEG GTX HRX N[0..15] [5]





216-0774207-A11ROB_FCBGA631

PCIE LANE

PCI EXPRESS INTERFACE


CALIBRATION





216-0774207-A11ROB_FCBGA631

PX@
LVDS

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SeymourXT-S3 PCIE/LVDS	
Date:		Thursday, February 02, 2012		Sheet	22 of 55










Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title	SeymourXT-S3 DP PWR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				Date:	Thursday, February 02, 2012
				Sheet	25 of 55
				Rev	0.1

[28] M_DA[63..0] M_DA[63..0]
[28] M_MA[13..0] M_MA[13..0]
[28] M_DQM[7..0] M_DQM[7..0]
[28] M_DQS[7..0] M_DQS[7..0]
[28] M_DQS#[7..0] M_DQS#[7..0]



PARK SCL has
different recommentd

9/28 change P/N to
SD034100A8UR455

10_0402_1%



Route 50ohms single-ended/100ohm diff and keep short
debug only, for clock observation,if not
need, DNI.







Vendor	VRAM_ID0	VRAM_ID1	VRAM_ID2
Samsung 128MB PN:SA00004GS00	R461	R360	R362
Hynix 128MB PN:SA000041S20	R462	R359	R362
Samsung 256MB PN:SA000047Q00	R461	R360	R361
Hynix 256MB PN:SA00003YO10/ SA00003YOA0	R462	R359	R361



Security Classification	Compal Secret Data	Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	
2012/07/11		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		SeymourXT-S3 MEM Interface	
Size B	Document Number	Rev 0.1	
Date:	Thursday, February 02, 2012	Sheet	27 of 55

[27] M_DA[63..0] M_DA[63..0]
[27] M_MA[13..0] M_MA[13..0]
[27] M_DQM[7..0] M_DQM[7..0]
[27] M_DQS[7..0] M_DQS[7..0]
[27] M_DQS# [7..0] M_DQS# [7..0]




ref 139-02 recommend
add off page
Park SCL recommend pu 60.4 ohm
update

VRAM P/N :
Hynix : SA000041S10 (S IC D3 64MX16 H5TQ1G63BFR-11C FBGA C38!)
Samsung : SA000041T10 (S IC D3 64MX16 K4W1G1646E-HC11 FBGA C38!)
update VRAM PN 0619 update

Security Classification	Compal Secret Data	2010/07/12	Deciphered Date	2012/07/11	Title	SeymourXT-S3 VRAM
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Size	Document Number	Rev 0.1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Date: Thursday, February 02, 2012
Date: Thursday, February 02, 2012						Sheet 28 of 55


CMOS Camera



The diagram shows the electrical connections for the BKOFF# and ENBKL signals. BKOFF# is connected to pin 1 of the D30 component (CH751H-40PT_SOD323) via a 10K_0402_5% resistor (R1464). The other end of R1464 is connected to the +3VS supply through a 4.7K_0402_5% resistor (R1461). ENBKL is connected to pin 2 of D30 via a 100K_0402_1% resistor (R1467). The other end of R1467 is connected to ground.




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LVDS/CAMERA		
				Size	Document Number	Rev
				Custom	Sherry and Royal	0.1
Date:				Thursday, February 02, 2012	Sheet	29 of 55



Security Classification		Compal Secret Data		Compal Electronics, Ltd.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Sherry and Royal	
				Date: Thursday, February 02, 2012	Sheet 30 of 55


Mini-Express Card for WLAN/WiMAX(Half)
Mini-Express Card for SSD(Full)

Mini-Express Card(WLAN/WiMAX)




Mini-Express Card(SSD)

SSD Active:4.5W(1.5A)




1 bios.ru

Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2011/07/21	Deciphered Date	2012/12/31	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Mini-Card			
				Sherry and Royal			
				Date: Thursday, February 02, 2012 Sheet 31 of 55			




Place Close to T71




Place Close to T72

D34/D35
1'S PN:SC300001G00
2'S PN:SC300002E00




Reserve for EMI go rural solution



Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2011/06/15		Deciphered Date		2012/07/11		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								LAN_Transformer					
								Size		Document Number		Rev	
										Sherry and Royal		0.1	
								Date:		Thursday, February 02, 2012		Sheet 33 of 55	



SMSC thermal sensor placed near by VRAM





Address 1001_101xb




REMOTE1, 2+/-:
Trace width/space: 10/10 mil
Trace length: <8"

FAN1 Conn



A

2P5 * 9 pcd




B CPU


C GPU

D LAN



Security Classification	Compal Secret Data				Compal Electronics, Ltd.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11		Title	Fintek-Thermal IC/FAN/screw
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Document Number	Rev 0.1
					Date: Thursday, February 02, 2012	Sheet 34 of 55

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	HDD/ODD/BT Connector
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev 0.1
				Date: Thursday, February 02, 2012	Sheet 35 of 55







Pin Assignment	Location	Function
SPK-OUT (Pin40/41/44/45)	Internal	Int Speaker
Capless HP-OUT (Pin32/33)	External	Headphone out
MTCL (Pin21/22)	External	Mic in



Combo Jack detect (normal open)





PC Beep











Security Classification		Compal Secret Data		Compal Electronics, Inc. BIOS & EC I/O Port Sherry and Royal		
Issued Date	2011/06/15	Deciphered Date	2012/07/11			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number	Rev 0.1
				Date: Thursday, February 02, 2012	Sheet 37 of 55	




Power Board



LED Board




IO Board





1bios.ru

Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date		2011/06/15	Deciphered Date		2012/07/11			
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>				Title		ROM/KBD/PWR/CR/LED/TP Conn.		
				Size		Document Number	Rev	
						Sherry and Royal	0.1	
				Date		Thursday, February 02, 2012		Sheet 38 of 55



+5VALW TO +5VS







+3VALW TO +3VS





+1.5V_IO to +1.5VS



For Intel S3 Power Reduction.







<http://mycomp.su/xl>

1bios.ru


Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2012/07/11	Title	PWR DCIN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIELD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	C38-G series Chief River Schematic ^{0.1}
				Date:	Thursday, February 02, 2012
				Sheet	41 of 55



90W(DIS) : PR205=4.42K
PR210=27.4K
65W(UMA) : PR205=402(SD034020080)
PR210=5.11K




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2012/07/11	Title	PWR-BATTERY CONN/OTP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Docu- ment Number	Rev 0.1
				C38-G series Chief River Schematic	
				Date	Thursday, February 02, 2012



Security Classification		Compal Secret Data			Compal Electronics, Inc.				
Issued Date		2010/01/13	Deciphered Date	2012/07/11		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					CHARGER			Rev 0.1	
					Size	Document Number			C38-G series Chief River Schematic
					Date:	Thursday, February 02, 2012	Sheet		43

Note:
Use TPS51125 IC can remove RTC refernece LDO
Use TPS51427 IC must keep RTC refernece LDO




1bios.ru

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2012/07/11	Title	3VALWP/5VALWP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	C38-G series Chief River Schematic
				Date	Thursday, February 02, 2012
				Sheet	44 of 55

STATE	S3	S5	1.5VP	VTT_REFP	0.75VSP
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off


Note: S3 - sleep ; S5 - power off




1bios.ru

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2012/07/11	Title	PWR-+1.5VP/+1.8VSP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	C38-G series Chief River Schematic
				Date	Thursday, February 02, 2012
				Sheet	45 of 55

STATE	S3	S5	1.5VP	VTT_REFP	0.75VSP
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off
Note: S3 - sleep ; S5 - power off					



[10,37,40,45,46,49] SUSP#




1bios.ru

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2012/07/11	Title	PWR +1.05VS VCCPP/
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number C38-G series Chief River Schematic
				Date	Thursday, February 02, 2012
				Sheet	47 of 55
				Rev	0.1

VID [0]	VID[1]	VCCSA Vout
0	0	0.9V
0	1	0.85V
1	0	0.775V
1	1	0.75V


output voltage adjustable network




http://mycomp.su/

1bios.ru



Security Classification	Compal Secret Data	Title	
Issued Date	2010/01/25	Deciphered Date	2012/07/11
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Compal Electronics, Inc. PWR +VCCSAP Document Number C38-G series Chief River Schematic Date: Thursday, February 02, 2012	
Size	C	Rev	0.1
Sheet 48 of 55			







1bios.ru

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/12/01	Deciphered Date	2012/07/11	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				C38-G series Chief River Schematic
				Rev 0.1
				Date: Thursday, February 02, 2012 Sheet 50 of 55



For BOT side

For TOP side



1bios.ru

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	CPU_CORE_CAP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Custom
				Document Number	Rev 0.1
				Date	Thursday, February 02, 2012
				Sheet	51 of 55

Item	Reason for change	PG#	Modify List	Date	Phase
1					
2					
3					
4					
5					
6					
7					
8					
9					
10					
11					
12					
13					
14					
15					
16					
17					

<http://mycomp.su/xl>

1bios.ru

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/01/06	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR (PWR)	
				C38-G series Chief River Schematic	
Date: Thursday, February 02, 2012				Sheet	52 of 55


COMPAL CONFIDENTIAL

MODEL NAME: *Power Sequence Block Diagram*

PCB NAME: *LA-7981P*

REVISION:

DATE: *2011/07/13*



1bios.ru

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	Power sequence
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIELD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Sherry and Royal
				Date	Thursday, February 02, 2012
				Sheet	53 of 55
				Rev	0.1

Item	Reason for change	PG#	Modify List	Date	Phase
1	Initial				DVT
2					
3					
4					
5					
6					
7					
8					
9					
10					
11					
12					
13					
14					
15					
16					
17					
18					
19					
20					
21					
22					
23					

<http://mycomp.su/xl>

1bios.ru

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	HW-PIR1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIELD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Sherry and Royal
				Date: Thursday, February 02, 2012	Rev 0.1
				Sheet 54 of 55	